Adders in Digital Logic

Definition of Half Adder

A half adder is a logic circuit that adds two bits. It generates two outputs: SUM and CARRY. The boolean equations for SUM and CARRY are:

Equation

SUM = A ⊕ B = A'B + AB'
CARRY = A . B

Truth Table

ABCARRYSUM
0000
0101
1001
1110

Following is the logic circuit diagram for half adder:

Circuit Diagram








Definition of Full Adder

A full adder is a logic circuit that adds three bits. It generates two outputs: SUM and CARRY.

Equation

SUM = A  ⊕ C = (A'B'C + A'BC' + AB'C' + ABC)
CARRY = AB + BC + CA

Truth Table

ABCCARRYSUM
00000
00101
01001
01110
10001
10110
11010
11111

Circuit Diagram



Comments

Popular posts from this blog

Encrypt Program ISC Specimen 2023 Theory

No Repeat Program ISC Computer Science 2022 Semester 2 Theory

Bank Inheritance Program ISC Specimen 2023 Theory